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Abstract—The application of the square-wave compensation
concept to the design of voltage dip restorer is presented in this
paper. Both single square wave and multipulse square wave are
used in this analysis. Both methods have shown to have a fast dy-
namic response as compared to that with sinusoidal compensation.
The multipulse square wave can also compensate for zero cross-
ing and the resultant distortion is small. Experimental results are
reported to confirm the proposed method.
Index Terms—Harmonic distortion, high-speed electronics, in-
verters, power quality.
I. INTRODUCTION
VOLTAGE dip is one of the main concerns of power qualityfor industry and for the electrical system management in
buildings. It is more important than the other forms of power
quality issues such as harmonics and power factor. This is mainly
because of the extensive use of electronic and digital devices in
modern electrical distribution as these devices are very sensitive
to voltage dips. In a manufacturing plant, it may cause a com-
plete shutdown of machinery and the associated financial losses
could be very high. For buildings, the sudden shutdown of an
escalator may result in an accident. The shutdown of the other
power supplies or the elevators may cause inconvenience to the
public. Voltage dip is also the major cause of power equipment
shutdown.
Typical reasons for voltage dip are due to the switching of high
current load, cable fault, lightning strike, and faults in either the
distribution or the transmission networks. In some cases, due to
the magnetic coupling or incorrect wiring, fault current from one
network could be coupled to the adjacent network. Fault current
flowing in finite impedances could also give rise to voltage dips
in the distribution systems [1], [5].
Typical voltage dip is usually of the order of tens to hun-
dreds of milliseconds, but the damage would be extended over a
long period and the associated financial loss may be very high.
Typical examples affected in industrial processes are those in
printing, glassmaking, garment manufacturing, and electroplat-
ing. Many of the modern devices trip when the supply voltage is
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reduced by more than 15% of the nominal value. High-intensity
discharge (HID) lamps are being used commonly in stadium,
playground, and as public lighting but they could be extin-
guished easily due to voltage dip and these lamps are unable
to be switched on again within 5 min.
Many transient problems may only result in the loss of less
than one cycle of the main’s frequency. Typical causes are
switching transients of heavy load or capacitor banks, elec-
trostatic discharge, and large inverter starting transient.
Dynamic voltage restorer (DVR) [3]–[6] is now commonly
used to compensate for the voltage dip. It is basically an elec-
tronic circuit that detects the voltage dip and produces necessary
voltage to compensate for it. The line voltage in the network is
then protected and any voltage dip is restored within a very
short time. The associated appliances and voltage-sensitive de-
vices are protected from fault.
The configuration of a DVR is basically to rectify ac into
dc and the energy is stored using capacitors. The dc voltage is
inverted into the ac, which is programmed to produce a cor-
responding amount of compensating voltage to offset the dips.
Usually a transformer is used for isolation and voltage stepping.
A common problem of the DVR is the response time. The device
should respond to the voltage dips within a cycle. However, in
order to give a sinusoidal voltage output, the dc/dc conversion
of the DVR is realized using pulse-width modulation and a low-
pass filter is needed. The dynamic performance of the low-pass
filter is, however, a main concern. It usually slows down the
dynamic response. Some DVRs use pure square wave instead
of the sine wave. For these devices, even though the response
is quick, as square waves can be generated instantaneously, the
associated harmonics are large.
Another concern is isolation. Because a dc/ac converter is
connected in series with the line, isolation is needed and the
response time of the transformer then becomes a concern as
virtually all power transformers operate at the mains frequency,
which is usually 50/60 Hz. The transformer size is also large
and it inevitably increases the total size of the DVR. Moreover,
the reliability of the conventional DVR has not been studied
thoroughly in reported literatures.
The size, weight, and cost of DVR therefore warrant im-
provement [7]. Conventionally, because of the use of isolation
transformer, the total size of the DVR is dominated by the trans-
former. The overall weight and cost are therefore not favorable.
However, by using high frequency switching techniques, the
size of the transformer can be reduced significantly.
This paper proposes to solve all the above shortcomings.
High-frequency switching method [8]–[11] is one of the
techniques that can be used to reduce the total size. A special
0885-8969/$20.00 © 2006 IEEE
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Fig. 1. Schematic of a classical DVR.
square-voltage excitation is proposed for the voltage dip
compensation. A high-frequency transformer is used to replace
the 50-/60-Hz transformer in order to improve the power
density of the system [12], [13]. In this paper, the modulation
method is introduced. The associated harmonic analysis is
described so that the underlying reasons for the improvement
in harmonics with the proposed voltage dip method can be
understood thoroughly.
II. CONVENTIONAL COMPENSATION METHOD
FOR VOLTAGE DIP
The conventional method of voltage dip restorer is based on an
inverter. Its voltage is regulated and added to the main’s voltage
in order to provide a fixed-voltage output. Fig. 1 shows a typical
circuit of the DVR. ZL and CB are the line impedance and circuit
breaker, respectively. When there is a fault in the adjacent line,
the voltage dips and the DVR detects the dipped voltage. The
inverter is then regulated to compensate for the differences in
voltage. The output voltage is pulse-width modulation (PWM)
regulated and therefore a low-pass filter is needed to change
the PWM voltage into a sinusoidal ac. Because of the presence
of the filter, the dynamic performance is slow when there is a
voltage dip. An energy storage device is used to provide dc for
the inverter during the voltage dip period. Usually the energy
stored in the storage device is obtained from the mains through
an ac/dc converter. A low-loss static switch, such as a triac or two
thyristors connected in antiparallel, is used to bypass the mains
current when there is no fault to ensure the normal current can
pass through the line directly instead of via the DVR. Because
of the isolation needed, a transformer is connected between the
inverter and the line. This transformer operates at the mains
frequency and therefore its size is large [14]. This conventional
DVR is simulated with the condition of Vin = 110 V, voltage
sag = 21 V, frequency = 50 Hz.
With a fault appearing at t = 20 ms, it can be seen from
Fig. 2 that the line voltage takes several cycles before reaching
the expected value.
III. HIGH-FREQUENCY TRANSFOMER TECHNLOLOGY
A. High-Frequency Magnetics
The common 50-/60-Hz topology can be improved by using
high-frequency power electronics. Firstly, the bulky isolation
Fig. 2. Voltages of the source, inverter, and load under a voltage sag with the
compensation of a DVR using sinusoidal modulation
Fig. 3. High-frequency transformer used in a DVR.
transformer operating at the mains frequency can be replaced
by its high-frequency counterpart, which is physically much
smaller. Fig. 3 shows the DVR using the high-frequency trans-
former. The high-frequency transformer proposed to be used in
the isolated dc/dc converter can operate at several kilohertz or
even at tens of kilohertz. Therefore, the transformer size can be
reduced to as small as less than 1% of its mains counterpart. In
addition to isolation, the transformer can serve to provide the
necessary voltage conversion that is commonly required in the
DVRs.
B. DC–DC Converter
A high-frequency transformer requires a high-frequency
dc/dc converter. For high-power application, a full-bridge phase-
shifted converter is used because of the high power handling
capability, soft switching of the power devices, and full utiliza-
tion of the power transformer with such a configuration. Fig. 4
shows the converter circuit for use with the DVR. In the dia-
gram, Vo is the output voltage of the dc–dc converter supplied
to the inverter. Vin is the input voltage for the converter and
some energy storage components. D1A, D1B, D2A, and D2B are
the antiparallel diodes of the main switching devices T1A, T1B,
T2A, and T2B. C1A, C1B, C2A, and C2B are snubber capacitors
to provide soft switching for the main switching devices. The
high-frequency transformer windings have N1 and N2 turns for
the primary and secondary windings, respectively.
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Fig. 4. High-frequency dc–dc H-bridge converter.
Fig. 5. Illustration of the square-wave compensation.
Fig. 6. DVR based on the sqaure wave.
IV. SWITCHED-MODE COMPENSATION
Making use of the high switching speed of the dc–dc con-
verter, the output stage of the converter serves to provide high dy-
namic responses. The waveform gives a compensated switched
mode voltage for the DVR.
A. Single Square Switching-Waveform Compensation
The compensation of the dipped voltage is assessed firstly us-
ing a switching waveform. Fig. 5 shows the effect of the voltage
dip compensation based on a square wave with an amplitude
of V1 and the pulse width is 2δ1. The basic need for the DVR
is to give the right voltage to the system, and the secondary
need is to reduce the harmonic content. Fig. 6 shows the mod-
ification of the circuit with the inverter directly connected to
the load bus. In the diagram, CB is the circuit breaker, ZL is
the line impedance. Although the inverter output is not exactly
sinusoidal, the harmonic could be confined within an acceptable
limit. Therefore, it is interesting to see the harmonic content of
the proposed method and understand the corresponding varia-
tions as compared to those from a square wave.
The required voltage produced after the compensation Vcom is
Vcom = Vs sinωt + f(v) (1)
where Vs sinωt is the mains voltage and f(v) is the compensat-
ing square-wave voltage from the DVR. The root mean square
(rms) voltage of the compensated voltage is
V 2com =
1
2π
∫ 2π
0
(Vs sinωt + f(v))2dt. (2)
Because of the symmetry, the rms voltage Vcomrms is
Vcom
2
rms = V
2
srms
+ f(v)2rms +
4VsV1 sin δ1
2π
(3)
where VSrms and f(v)rms are the rms voltages of Vs and f(v)
respectively. The pulse width is limited by
0 ≤ δ1 ≤ π2 . (4)
The harmonic contents of the compensation have been derived
using the Fourier Series. The kth complex harmonic is
Ak =
1
2π
∫ 2π
o
f(v)e−jkθdθ (5)
and
f(v) = Σ∞k=−∞Ake
jkθ . (6)
It leads to
An =
2V1
kπ
j sin kδ1 sin
kπ
2
e−jkπ . (7)
It can be reduced to
|Ak | = 2V1
kπ
sin kδ1 k = odd. (8)
Fig. 7 shows the characteristics of the total harmonic dis-
tortion (THD) due to the square-wave compensation. All the
voltages are normalized with respect to the base value of Vsrms.
The characteristics for THD vary with Vs and VScom for each
case of 200, 150, and 90 V. In each case, a number of duty ratios
were shown. It can be seen that as the source voltage increases,
the THD decreases as expected. The lower the pulse width of
the square wave, the higher the harmonic content.
The Vcom after the compensation is shown in Fig. 8. It indi-
cates that the Vcom increases with increases in both the ampli-
tude and the pulse width of the square wave. It gives a graphical
design method to help the designers to select the square-wave
compensation.
B. Experimental Results
An H-bridge converter is used to generate the square waves for
the compensation. The compensated voltage has an amplitude
of 30 V and a pulse width of 5.1 ms. The test condition is
based on the ac source voltage being sagged to 90 Vrms. Fig. 9
shows the compensating square wave generated by an H-bridge
converter. Fig. 10 shows the experimental compensating square
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Fig. 7. Total harmonics distortion versus the amplitude of square wave and
pulse width.
wave, uncompensated sagged sinusoidal source voltage, and the
compensated source voltage. It can be seen that the compensated
voltage is not a pure sine wave but with lots of harmonics as
expected. The rms voltage becomes 106 V.
The Fourier analysis of the compensated waveforms is ana-
lyzed to check if the proposed method could give rise to serious
deterioration in terms of harmonic distortion. Fig. 11 shows the
fast Fourier transform (FFT) measurement. It can be seen that
Fig. 8. Compensated rms voltage after applying the DVR.
there are odd harmonics and the THD measured is 11.5%. The
results agree with the theoretical prediction as shown in (2) and
Fig. 7. The error is less than 20% for the THD and less than 5%
for the rms voltage.
V. MULTIPLE SQUARE-WAVEFORM COMPENSATION
A. Method of Multiple Waveform
Although the above method gives rise to a small voltage
distortion, it is possible to use multiple square waves to further
reduce the harmonic content of the compensated waveform.
Fig. 12 shows the schematic of the proposed multiple-waveform
compensation.
The required voltage produced after the compensation Vcom is
Vcom = Vs sinωt +
n∑
i=1
fi(v) (9)
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Fig. 9. Compensation voltage generated by the DVR.
Fig. 10. Experimental waveforms of the DVR. Top; Ch 2: compensation volt-
age of DVR (50 V/div); middle; Ch 4: source voltage (100 V/div); bottom; Ch
3: load voltage (100 V/div).
where fi(v) are the square wave i. The rms voltage of the
compensated voltage is
V 2com =
1
2π
∫ 2π
0
(
Vs sinωt +
n∑
i=1
fi(v)
)2
dt. (10)
Because of the symmetry, the rms voltage is
V 2com = V
2
srms
+
n∑
i=1
fi(v)2rms +
4VsV1 sin δ1
2π
+
8
∑n
i=2 VsVi sinαi sin δi
2π
. (11)
The harmonic content of the above square waveforms can also
be examined using the Fourier analysis. The phase angle of the
positive pulse of the Square wave 1 is α1, its amplitude is V1, and
its pulse width is 2δ1. The phase angle of the first positive pulse
of the other square wave i is αi , its amplitude is Vi and its pulse
width is 2δi . The limiting condition for the compensation is
0 ≤ δ1 + 2
n∑
i=2
δi ≤ π2 . (12)
Fig. 11. FFT of the load voltage after compensation. [Top: load voltage 100
V/div; bottom: FFT of load voltage vertical: 20 dB/div, horizontal: 50 Hz/div].
Fig. 12. Format of the multiple waveforms.
The amplitude of the kth complex harmonic is
Ak =
V1
kπ
sin kδ1(e−jk
π
2 − e−jk 3π2 )
+
n∑
i=2
Vi
kπ
sin kδi(e−jkαi − e−jk(π+αi )
+ e−jk(π−αi ) − e−jk(2π−αi )). (13)
It is reduced to
Ak =
2V
kπ
j sin kδ sin
kπ
2
e−jkπ
+
n∑
i=2
4Vi
kπ
j sin kδi sin kαi cos k
π
2
e−jk
π
2 . (14)
Fig. 13 shows the THD of the multipulse systems. It can be
seen that the compensated waveform has a much lower THD as
compared to that of the single-pulse version. Again, the curves
are normalized with respect to the base of the source voltage
Vsrms. In each curve, there is a maximum at a certain value of
the applied square wave and, in general, the THD is less than
6% for most operations.
Fig. 14 shows the rms values of the compensated voltage. It
can be used to find out the required amount of compensation.
For both THD and Vcom, they are quite independent of α2.
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Fig. 13. Total harmonics distortion versus the amplitude of square wave and
pulse width with V2 = 0.63V1, δ2 = 0.33δ1, and α2 = 0.175π .
B. Applications to Mode 2 System
A Mode 2 system that is n = 2 is examined in the exercise.
Fig. 15 shows the schematic of the waveform used in the test.
The compensated waveforms consist of six pulses in each source
frequency period.
Fig. 16 shows the implementation circuit. Two converters are
used to provide the dc voltage to the inverters. Both the dc–dc
converters are connected with an energy storage device. It can
also be seen that the bypass triac is also needed for each inverter.
The bypass triac is to connect the mains to the output directly
when no voltage sag is detected. In this case, the antiparallel
Fig. 14. Compensated rms voltage after applying the DVR versus the am-
plitude of square wave and pulse width with V2 = 0.63V1, δ2 = 0.33δ1, and
α2 = 0.175π .
diode of the inverter bridge will not affect the output waveform
of the inverter.
C. Experimental Results
The dual quasi-square voltage is applied to the DVR. The aim
of this part of the test is to see how the THD varies under the
same compensated voltage Vcom. Fig. 17 shows the waveform
for, from top to bottom waveforms, the square wave 1, square
wave 2, dipped source voltage, and the load voltage. Square
wave 1 is a simple bipolar quasi-square wave with a pulse value
of 30 V and 4.5-ms pulse width. Square wave 2 is to provide a
small amplitude square wave to compensate for the distortion
near zero crossing. It consists of two pulses in each of the
positive and negative cycles each has a magnitude of 19 V and a
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Fig. 15. Dual waveform compensation.
Fig. 16. Electrical circuit for the multiple square-wave compensation.
Fig. 17. Waveforms of the dual square-wave method. Ch 1, square wave 2
(50 V/div); Ch 2, square wave 1 (100 V/div); Ch 3, output waveform (100
V/div); Ch 4, source voltage (100 V/div).
pulse width of 1.5-ms pulse. Channel 4 shows the source voltage
which is dipped to 90 Vrms.
Fig. 18 shows the FFT for the load waveform. It can be
seen that the harmonic distortion has been reduced by a large
amount. The THD measured is 4%. It confirms that the proposed
multipulse square-wave method can reduce the harmonics sig-
nificantly. The voltage waveform is shown to have a very low
percentage of harmonics.
Experimental results of the harmonics agree very well with
the theoretical prediction as shown in (14). The direct com-
parison with the calculated harmonics is shown in Fig. 19. The
overall harmonics of the proposed method is low and the method
is simple for implementation.
Fig. 18. FFT of the load voltage after compensation using the dual square
method. Top: load voltage 100 V/div; bottom: vertical: 20 dB/div, horizontal:
50 Hz/div.
Fig. 19. Comparison of the measured the calculated and measured harmonics.
VI. DISCUSSION
From the above analysis, it can be seen that the dual square-
wave method can provide a simple and improved compensation
to the single square-wave compensation. No filter components
are needed in the output stage of the inverter. Therefore, there
is a reduction in the total size and cost. The dynamic response
is very fast as the DVR does not need to handle low-frequency
components. The load voltage also has a very low distortion.
Because sinusoidal pulse-width modulation is used in a clas-
sical inverter, a large LC filter is needed. Consequently, the total
size of the DVR hinges largely on the size of the LC filter. The
response of the LC filter also takes a few cycles before it settles
down to steady state.
The proposed method uses a dc–dc converter with a high-
frequency transformer as the isolation. The size of the trans-
former as well as the system can be reduced as a result. If a
50-Hz transformer is used and is connected to the inverter’s
output side, the transformer size and the system size will be
dictated by the 50-Hz design and the overall size of such DVRs
is not favourable when compared to the proposed design.
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VII. CONCLUSION
Square-wave compensation for use in the DVR is studied.
Two methods have been proposed. One is the single square-wave
method and the other is a dual square-wave method. The corre-
sponding circuit is simple. For both methods, a high-frequency
dc–dc converter is used to provide the required dc voltage to
the square-wave generation. Because no 50-Hz compensation is
needed and a high-frequency transformer is used, the DVR com-
ponents have a high power density. The LC filter is no longer
needed. The experimental waveform shows that the dual square
wave has promising results for the optimal design of the DVR.
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